




D	REV	DATE	DESCRIPTION
	A1	20181203	Refer to MTK DVT1.1 Reference design
	A1	20181205	Change from K4 Sch 1. Change PA from 87318 to 87319 2.Change Charger IC from SM5414 to ETA6793 3.Change P-L sensor from STK3331 to Spring board STK3332 4. Delete LCM I2C switch 5. Delete USB switch 6.Delete KEY Pressed force download circuit 7.Change CAM I2C connection 8.Change BAT CONN
C			

B

A





Note: 12-5

Note: 12-2

Note: 12-1

Schematic design notice of "12_BB_1" page.

Note 12-1: The de-coupling cap. for REFP (AF18 ball) have to be placed as close to BB as possible.

Note 12-2: To shunt a 1uF capacitor in the AUXIN ADC input to prevent noise coupling. It should be placed as close to BB as possible. Connect the unused AUX ADC input to GND.


Note 12-3: "PWRAP_SPI0_CSN" and "AUD_DAT_MOSI0" are bootstrap pin to select which interface will be the JTAG pin out.


PWRAP_SPI0_CSN	AUD_DAT_MOSI0	JTAG Function	
default=PU	default=PD	AP_JTAG	MD_JTAG
HI	LO	N/A	N/A
HI	HI (by ext. PU)	SPI0+EINT8	SPI1+SPI3
LO (by ext. PD)	LO	SPI0+EINT8	N/A
LO (by ext. PD)	HI (by ext. PU)	MSDC1	N/A

Note 12-4: PWRAP_SPI0_MI is DDR type feature in bootstrap

PWRAP_SPI0_MI	Booting interface
default=PU	DDR
LO (by ext. PD)	LPDDR3 follow LP3 Ref SCH.
HI	LPDDR4X follow LP4X Ref SCH.



Note 12-5: Please set unused IQ pins in NC






Schematic design notice of "13_BB_2" page.

Note 13-1: The enable pin of acoustic or optoelectronic devices (e.g. SPK AMP/Backlight/Charger OCP/OVP) suggest to use Peripheral_EN[0:5]
If use other GPIOs as enable pin, suggest to reserve 0201 NC to GND



BOARD_ID3为AUXIN4, AUXIN2电源域为0~1.45V
分压电阻选择请注意要在0~1.45V范围内




Schematic design notice of "14_BB_3" page.

Note 14-1: R501 please select 34.8 ohm (1%) resistor

Note 14-2: Please check eMCP LP3 and eMCP LP4X pin mux

Title		05_BB_3_EMMC	REV: V10	
DOCUMENT NO.:		Design Name	Size A2	
DEPARTMENT:		WINGTECH-SH	DESIGNER: LIUFENGLEI	
				
Date:	Monday, April 08, 2019		Sheet	6 of 53

The pull up resister need to be 1% accuracy
NTC=100K




Thermistor to sense CHARGER
temperature

Huawei NOTE:1. NTC804 must keep a distance about 3-5 mm away from Charger IC and far from other heat sources 5-10 mm at least.

Thermistor to sense AP
temperature

1. RT804 must keep a distance about 6-8 mm away from AP and far from other heat sources 10 mm at least.
2. The distance is the shortest distance from package edge to edge.

1. "Typical Cap" defined in design notice is the minimum cap. to LDO Cout.
2. NC cap can move to application, if (PCB L<20nH, PCB R<0.2 ohm)
=> value and placement of Cap, please refer design notice



Schematic design notice of "21_POWER_MT6357_LDO"

Note 21-1: If these power trace can meet LDO layout constraint, these CAP can be NC or removed. Please refer to MT6357 design notice.


Note 21-2: Output cap range please follow MT6357/CRV LDO design notice

Note 21-3: Ext Buck BOM option	Ext. buck option	
	w/ EXT VS2 Buck	w/o EXT VS2 Buck
C801	10uF	22uF

Note 21-4: Please set R803 and R803 close to C826, making star connection among VIO18_PMU, AVDD18_SOC, and EMI_VDD1 near to LDO cap. C826

Please also refer to MT6357 design notice for further detail design information


Note 21-5: Please connect VS2_LDO1(F15) to VS1_PMU if voltage applied to VCAMD(E17) >= 1.3 V




Title		11_POWER_SubPMIC-Gen(III)	V10
DOCUMENT NO.:		Design Name	Size D
DEPARTMENT:		WINGTECHSH	DESIGNER: LUFENGLEI
Date:		Monday, April 08, 2019	Sheet 12 of 53



OVP



Surge VBUS: $\pm 100V$ with Overvoltage Protection up to 29V DC
 $V_{ovp} = 6.3V$ when $R1207 = 511K$ $R1208 = 120K$ $\pm 3\%$



Schematic design notice of "26_POWER_SubPMIC-Charger + PP" page.

Note 26-1: For better ESD or surge performance we need choose suitable device for system protection. Please refer to [Surge device selection guide V2.0] provide by MTK.

Title: 13_POWER_SubPMIC-HV powers		REV: V10
DOCUMENT NO.:	Design Name	Size D
DEPARTMENT: WINGTECHSH	DESIGNER: LUFENGLEI	
		
Date: Monday, April 08, 2019	Sheet	14 of 53

Note: 28-1



Suggest trace width > 25 mil



NOTE: Do not use VCAMD 1.3/1.5/1.8 when VS2 BUCK applied





Schematic design notice of "28_POWER_ThirdParty-Power"

Note 28-1: VA12 Layout placement please close to AP


Note 28-2: VS2 Buck Layout placement please close to PMIC MT6357

Note 28-3: VCN33 LDO Layout placement please close to MT6631


BATTERY CONNECTOR



SPK




Receiver




MAIN MIC




main GND




TOP MIC




Common Mode Filter





LCD Gate Drive




LCD Backlight LED Driver








Fingerprint




Fingerprint


Accerometer




ALP-Sensor



FOR SAR sensor




ALS / PROXIMITY SENSOR





Power Key / Key Pad


DO NOT put pull-up resistor on PWRKEY




Note 75-1:DO NOT put pull-up resistor on PWRKEY
Note 75-2: Volume Up:HOME KEY+GND
Volume Down:KPCOL1+GND














Title Reserved		REV: V10
DOCUMENT NO.: Design Name		Size A1
DEPARTMENT: WINGTECH-SH		DESIGNER: LUPENGLEI
		
Date: Monday, April 08, 2019	Sheet 33 of 33	









Title: Reserved		REV: V10
DOCUMENT NO.: Design Name		Rev: A1
DEPARTMENT: WINGTECH-SH	DESIGNER: LUPENGLEB	
		
Date: Monday, April 08, 2019	Sheet 34	of 53















Thermistor to sense RF PA temperature

1. RT603 must close to LTE Band 7 PA or the hottest PA ~2mm.
2. The distance is the shortest distance from package edge to edge.



Power Net Connection




Note:
Refer to design notice



Note:
Reserve at least one tuning cap. For PMIC VPA total cap requirement, the total cap at RF side should be in 6.2uF +/-5%.

From PMIC




B38/40/41 PRX












Title: Reserved		REV: V10
DOCUMENT NO.: Design Name		Rev: A1
DEPARTMENT: WINGTECH-SH		DESIGNER: LUPENGLEB
		
Date: Monday, April 08, 2019	Sheet	45 of 53




B7 DRX




B38/41 DRX




B40 DRX





Title: Reserved		REV: V10
DOCUMENT NO.: Design Name		Rev: A1
DEPARTMENT: WINGTECH-SH		DESIGNER: LUPENGLEB
		
Date: Monday, April 08, 2019	Sheet	40 of 53



Title: Reserved		REV: V10
DOCUMENT NO.: Design Name		Rev: A1
DEPARTMENT: WINGTECH-SH		DESIGNER: LUPENGLEB
Date: Monday, April 08, 2019		Sheet 00 of 53









8. Level 3 Repair

8-1. Components Layout

Main board top view




Main board bot view




8. Level 3 Repair

Sub board




Reference map Mb top view




8. Level 3 Repair


Sub bot view



8. Level 3 Repair




8. Level 3 Repair



8. Level 3 Repair

8-3. Flow chart of Troubleshooting.




Oscilloscope




Digital multimeter



Power Supply



+ driver, ESD Safe Tweezer



8960 & Spectrum Analyzer




Soldering iron

8. Level 3 Repair

8-4-1. Power On


: Checking Power signal (LCM, PMU, Clock)



8. Level 3 Repair

8-4-2. Charging


: The charging controlled by third charger chip



8. Level 3 Repair

8-4-3. Audio speaker


: The Speaker control signals are generated by MT6357 (U701) and PA AW87319 (U3701), the chip, PA and the speaker are to be checked out.



8. Level 3 Repair

8-4-4. Audio Main MIC


: The MIC control signals are generated by PMU chip MT6357 (U701), the PMU chip and the MIC are to be checked out.



8. Level 3 Repair

8-4-5. Sub MIC


: The MIC control signals are generated by PMU chip MT6357 (U701), the PMU chip and the MIC are to be checked out.



8. Level 3 Repair

8-4-6. Accelerometer sensor


: The Accelerometer sensor is calibrated by using SW algorithm.



8. Level 3 Repair

8-4-7. Proximity and light sensor


: Proximity (U4417) and Light Sensor (U4416) is worked as below: Control the screen's on/off operation automatically while making phone calls, and adjust the screen brightness according to ambient light.



8. Level 3 Repair

8-4-8. TOUCH SCREEN AND DISPLAY


: The Touch control signals are generated by MT6762. It is assembled with LCD.



8. Level 3 Repair

8-4-9. Vibrator


: The Vibrator control signals are generated by MT6357.



8. Level 3 Repair

8-4-10. Rear Camera


: The Camera control signals are generated by MT6762.



8. Level 3 Repair

8-4-11. Front Camera


The Camera control signals are generated by MT6762.



8. Level 3 Repair

8-4-12. Depth Camera

: The depth Camera control signals are generated by MT6762.



8. Level 3 Repair

8-5. Service Schematics

- U101_MT6762_BB chip IC , Digital Baseband Processor(Top)

558	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28
A	NC	WIF_IN	WIF_IP		EMIO_CAB		NC		EMIO_CAB								EMIO_DQ15	EMIO_DQ11		MSDC0_DATA4	MSDC0_DATA2	MSDC0_DATA7		MSDC0_E_MIO	NC		A	
B	WIF_OP	WIF_IN	WIF_IP	EMIO_CAB		NC		EMIO_CAB			EMIO_DQ21	EMIO_DQ22	EMIO_DQ10		EMIO_DQ19	EMIO_DQ18	EMIO_DQ17		MSDC0_DATA5	MSDC0_DATA6	MSDC0_CMD		MSDC0_DATA3	MSDC0_DATA8	MSDC0_DATA1	MSDC0_DATA0	B	
C				NC	EMIO_CAB		EMIO_CAB		NC		EMIO_DQ13	EMIO_DQ17	EMIO_DQ16		EMIO_DQ15	EMIO_DQ14	EMIO_DQ13		MSDC0_DATA3	MSDC0_DATA8	MSDC0_DATA0		MSDC0_DATA3	MSDC0_DATA8	MSDC0_DATA0	MSDC0_DATA1	C	
D	BT_IN	BT_IP		NC	EMIO_CAB		EMIO_CAB		NC		EMIO_DQ13	EMIO_DQ17	EMIO_DQ16		EMIO_DQ15	EMIO_DQ14	EMIO_DQ13		MSDC0_DATA3	MSDC0_DATA8	MSDC0_DATA0		MSDC0_DATA3	MSDC0_DATA8	MSDC0_DATA0	MSDC0_DATA1	D	
E			BT_OP		EMIO_CAB		EMIO_CAB		NC		EMIO_DQ13	EMIO_DQ17	EMIO_DQ16		EMIO_DQ15	EMIO_DQ14	EMIO_DQ13		MSDC0_DATA3	MSDC0_DATA8	MSDC0_DATA0		MSDC0_DATA3	MSDC0_DATA8	MSDC0_DATA0	MSDC0_DATA1	E	
F	GPS_L		BT_OP		EMIO_CAB		EMIO_CAB		NC		EMIO_DQ13	EMIO_DQ17	EMIO_DQ16		EMIO_DQ15	EMIO_DQ14	EMIO_DQ13		MSDC0_DATA3	MSDC0_DATA8	MSDC0_DATA0		MSDC0_DATA3	MSDC0_DATA8	MSDC0_DATA0	MSDC0_DATA1	F	
G	GPS_D	CONV_WB_HY	CONV_WB_HY				CONV_WB_HY													GPIO_E_KT2	GPIO_E_KT3	GPIO_E_KT5		GPIO_E_KT6	GPIO_E_KT7	GPIO_E_KT8	G	
H		CONV_WB_HY	CONV_WB_HY				CONV_WB_HY													GPIO_E_KT2	GPIO_E_KT3	GPIO_E_KT5		GPIO_E_KT6	GPIO_E_KT7	GPIO_E_KT8	H	
I	DVDD1_LQ2	CAM_C_LQ2	SC1A	SC1A	SC1A															GPIO_E_KT2	GPIO_E_KT3	GPIO_E_KT5		GPIO_E_KT6	GPIO_E_KT7	GPIO_E_KT8	I	
J	CAM_P_DQ2	CAM_P_DQ2	ANT_5_E12	ANT_5_E12	ANT_5_E12															GPIO_E_KT2	GPIO_E_KT3	GPIO_E_KT5		GPIO_E_KT6	GPIO_E_KT7	GPIO_E_KT8	J	
K	CS1A_L1P	CS1A_L1N	CS1A_L1P	CS1A_L1N	CS1A_L1P															GPIO_E_KT2	GPIO_E_KT3	GPIO_E_KT5		GPIO_E_KT6	GPIO_E_KT7	GPIO_E_KT8	K	
L	CS1A_L1P	CS1A_L1N	CS1A_L1P	CS1A_L1N	CS1A_L1P															GPIO_E_KT2	GPIO_E_KT3	GPIO_E_KT5		GPIO_E_KT6	GPIO_E_KT7	GPIO_E_KT8	L	
M	CS1A_L1P	CS1A_L1N	CS1A_L1P	CS1A_L1N	CS1A_L1P															GPIO_E_KT2	GPIO_E_KT3	GPIO_E_KT5		GPIO_E_KT6	GPIO_E_KT7	GPIO_E_KT8	M	
N	CS1A_L1P	CS1A_L1N	CS1A_L1P	CS1A_L1N	CS1A_L1P															GPIO_E_KT2	GPIO_E_KT3	GPIO_E_KT5		GPIO_E_KT6	GPIO_E_KT7	GPIO_E_KT8	N	
P	CS1A_L1P	CS1A_L1N	CS1A_L1P	CS1A_L1N	CS1A_L1P															GPIO_E_KT2	GPIO_E_KT3	GPIO_E_KT5		GPIO_E_KT6	GPIO_E_KT7	GPIO_E_KT8	P	
R	CS1A_L1P	CS1A_L1N	CS1A_L1P	CS1A_L1N	CS1A_L1P															GPIO_E_KT2	GPIO_E_KT3	GPIO_E_KT5		GPIO_E_KT6	GPIO_E_KT7	GPIO_E_KT8	R	
T	CS1A_L1P	CS1A_L1N	CS1A_L1P	CS1A_L1N	CS1A_L1P															GPIO_E_KT2	GPIO_E_KT3	GPIO_E_KT5		GPIO_E_KT6	GPIO_E_KT7	GPIO_E_KT8	T	
U	DVDD1_LQ2	AVDD01_LQ2																		GPIO_E_KT2	GPIO_E_KT3	GPIO_E_KT5		GPIO_E_KT6	GPIO_E_KT7	GPIO_E_KT8	U	
V	CAM_P_DQ2	CAM_P_DQ2	SC1A	SC1A	SC1A															GPIO_E_KT2	GPIO_E_KT3	GPIO_E_KT5		GPIO_E_KT6	GPIO_E_KT7	GPIO_E_KT8	V	
W	CAM_P_DQ2	CAM_P_DQ2	SC1A	SC1A	SC1A															GPIO_E_KT2	GPIO_E_KT3	GPIO_E_KT5		GPIO_E_KT6	GPIO_E_KT7	GPIO_E_KT8	W	
Y	WIF_OP	WIF_IN	WIF_IP	EMIO_CAB		NC		EMIO_CAB												GPIO_E_KT2	GPIO_E_KT3	GPIO_E_KT5		GPIO_E_KT6	GPIO_E_KT7	GPIO_E_KT8	Y	
AA	KPRO_WF	KPRO_WF	KPRO_WF	KPRO_WF	KPRO_WF															GPIO_E_KT2	GPIO_E_KT3	GPIO_E_KT5		GPIO_E_KT6	GPIO_E_KT7	GPIO_E_KT8	AA	
AB	KPRO_WF	KPRO_WF	KPRO_WF	KPRO_WF	KPRO_WF															GPIO_E_KT2	GPIO_E_KT3	GPIO_E_KT5		GPIO_E_KT6	GPIO_E_KT7	GPIO_E_KT8	AB	
AC	KPRO_WF	KPRO_WF	KPRO_WF	KPRO_WF	KPRO_WF															GPIO_E_KT2	GPIO_E_KT3	GPIO_E_KT5		GPIO_E_KT6	GPIO_E_KT7	GPIO_E_KT8	AC	
AD	KPRO_WF	KPRO_WF	KPRO_WF	KPRO_WF	KPRO_WF															GPIO_E_KT2	GPIO_E_KT3	GPIO_E_KT5		GPIO_E_KT6	GPIO_E_KT7	GPIO_E_KT8	AD	
AE	KPRO_WF	KPRO_WF	KPRO_WF	KPRO_WF	KPRO_WF															GPIO_E_KT2	GPIO_E_KT3	GPIO_E_KT5		GPIO_E_KT6	GPIO_E_KT7	GPIO_E_KT8	AE	
AF	KPRO_WF	KPRO_WF	KPRO_WF	KPRO_WF	KPRO_WF															GPIO_E_KT2	GPIO_E_KT3	GPIO_E_KT5		GPIO_E_KT6	GPIO_E_KT7	GPIO_E_KT8	AF	
AG	NC	WIF_IN	WIF_IP	EMIO_CAB		NC		EMIO_CAB												GPIO_E_KT2	GPIO_E_KT3	GPIO_E_KT5		GPIO_E_KT6	GPIO_E_KT7	GPIO_E_KT8	AG	
1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	

Figure 2-1. Ball map view

ashakaas